POPL 2017 Paris

A Promising Semantics for Relaxed-Memory Concurrency

Seoul National University (Korea)



MAX-PLANCK-GESELLSCHAFT

Jeehoon Kang Chung-Kil Hur

Ori Lahav Viktor Vafeiadis Derek Dreyer

MPI-SWS (Germany)

Relaxed-Memory Concurrency

- Semantics of multi-threaded programs?
 - Sequential consistency (SC): simple but **expensive**
- Relaxed memory models (C/C++, Java)
 - Many consistency modes (cost vs. consistency tradeoff)
 - **Open problem:** what is the "right" semantics?

- Conflicting goals of "masters"
- **Compiler/hardware**: validating optimizations (e.g. reordering, merging)
- **Programmer**: supporting reasoning principles (e.g. DRF theorem, program logic)

- Conflicting goals of "masters"
- Compiler/hardware: validating optimizations
 (e.g. reordering, merging) Java memory model
- **Programmer**: supporting reasoning principles (e.g. DRF theorem, program logic)

- Conflicting goals of "masters"
- Compiler/hardware: validating optimizations
 (e.g. reordering, merging) Java memory model
- **Programmer**: supporting reasoning principles (e.g. DRF theorem, program logic)

OVERATE OF CONTRACT CONTRACT CONTRACT CONTRACT CONTRACTOR OF CONTRACT CONTRACTOR OF C

- Conflicting goals of "masters"
- Compiler/hardware: validating optimizations
 (e.g. reordering, merging) Java memory model
- **Programmer**: supporting reasoning principles (e.g. DRF theorem, program logic)

Solution C/C++ memory model

Key problem: "out-of-thin-air"

Thread 1	Thread 2
a = X	b = Y
Y = a	X = 42

(a=b=42?)







Thread 1	Thread 2
a = X	b = Y
Y = a	X = 42

(a=b=42?)

Thread 1 a = X	Thread 2 b = Y	
Y = a (a=b=42?)	X = 42	
Allowed by (Power	reordering /ARM)	
	X = 42 b = Y	

Thread 1Thread 2 $a = X$ $b = Y$ $Y = a$ $X = 42$ $(a=b=42?)$	[X=Y=0] (sequenced- before) Read X,42(read-from) Read Y,42 Write Y,42 Write X,42
Allowed by reordering (Power/ARM) X = 42 b = Y	Allowed by justification $(C/C++)$

Thread 1Thread 2 $a = X$ $b = Y$ $Y = a$ $X = 42$ $(a=b=42?)$	[X=Y=0] (sequenced- before) Read X,42(read-from) Read Y,42 Write Y.42 Write X.42
Allowed by reordering (Power/ARM)	Allowed by justification $(C/C++)$
X = 42 b = Y	Justification is too loose!

Thread 1Thread 2a = Xb = YY = aX = b

(a=b=42?)

Thread 1Thread 2a = Xb = YY = aX = b

(a=b=42?)

should be **forbidden** 42 is out-of-thin-air!

Reasoning principles (e.g. invariant a=b=X=Y=0)

Thread 1	Thread 2
a = X	b = Y
Y = a	X = b

(a=b=42?)

should be **forbidden** 42 is out-of-thin-air!

Reasoning principles (e.g. invariant a=b=X=Y=0)



Thread 1	Thread 2
a = X	b=Y
Y = a	X = b

(a=b=42?)

should be **forbidden** 42 is out-of-thin-air!

Reasoning principles (e.g. invariant a=b=X=Y=0)



Thread 1	Thread 2
a = X	b = Y
Y = a	X = 4 2

(a=b=42?)

Thread 1 Thread 2 a = X b = YY = a X = b(a=b=42?)

Thread 1	Thread 2
a = X	b = Y
Y = a	X = 42

(a=b=42?)

Thread 1Thread 2a = Xb = YY = ab = Y(a=b=42?)

T

Thread 1	Thread 2	Thread 1	Thread 2
a = X	b = Y	a = X	b = Y
Y = a	X = 42	Y = a	X = b (dep.)
(a=b=42?)	allowed	(a=b=42?)	forbidden
	in hardware		in hardware

Thread 1	Thread 2	
a = X	b = Y	
Y = a	X = h + 4	

 $b = Y \qquad a$ $X = b+42-b \qquad Y \qquad (a=b)$

Thread 1Thread 2
$$a = X$$
 $b \neq Y$ $Y = a$ $b \neq Y$ $a = b = 42?$)forbidden

in hardware





could be optimized to "42", should be allowed in PL





Promising Semantics

- Solving the **out-of-thin-air problem**
- Supporting optimizations & reasoning principles
- Covering most C/C++ concurrency features
- Operational semantics w/o undefined behavior

• Most results are **verified in Coq** <u>http://sf.snu.ac.kr/promise-concurrency</u>



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.

Thread 1	Thread 2
a = X	b = Y
Y = a	X = 42

- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.

Thread 1	Thread 2
a = X	b = Y
Y = a	X = b

- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.

Promises: "Semantic Solution" to OOTA



- A thread can **promise** to write X=V in the future, after which **other threads can read** X=V.
- To avoid OOTA, the promising thread must **certify** that it can write X=V **in isolation**.

- Memory: pool of **messages** (loc, val, timestamp)
- Per-thread **view** on the memory



- Memory: pool of **messages** (loc, val, timestamp)
- Per-thread **view** on the memory



- Memory: pool of **messages** (loc, val, timestamp)
- Per-thread **view** on the memory



- Memory: pool of **messages** (loc, val, timestamp)
- Per-thread **view** on the memory



13/21

Thread 1 Y = 42 a = X

Thread 2

$$X = 42$$

 $b = Y$

(allowed: a=b=0)

Thread 1 Y = 42 a = X



(allowed:
$$a=b=0$$
)
 $b = Y$
reorderable $X = 42$
(x86/Power/ARM)

Timestamp



Thread 1















Example (2/3) Load Buffering (LB)

Thread 1	
\rightarrow a = X	
Y = a	

Thread 2 (allowed:
$$a=b=42$$
)
 $b = Y$
 $X = 42$



Timestamp

Example (2/3) Load Buffering (LB)

Threa	ad 1
	A = X
	Y = a

Thread 2 (allowed: a=b=42) b = Y X = 42























Example (2/3) Load Buffering (LB)



Example (3/3) Classic Out-of-thin-air (OOTA)

Thread 1 a = XY = a

Thread 2
$$b = Y$$

 $X = b$

Timestamp



Example (3/3) Classic Out-of-thin-air (OOTA)

Thread 1 a = XY = a Thread 2 b = YX = b

(forbidden: a=b=42)



Timestamp

Example (3/3) Classic Out-of-thin-air (OOTA)



Promises: "Semantic Solution" to OOTA



18/21

Results (1/2) Compiler/HW Optimizations

- **Operational semantics** for C/C++ concurrency: plain/relaxed/release/acquire r/w/u/fence, SC fence
- **Compiler optimizations** (reordering, merging, dead code elim., ...)
- **Compilation** to x86 2 & Power

Results (2/2) Reasoning Principles

- **DRF:** Data Race Freedom \Rightarrow SC
 - DRF-PromiseFree: DRF ⇒ semantics w/o promises
- Invariant-based logic: soundness of global invariant (e.g. a=b=X=Y=0)

• <u>http://sf.snu.ac.kr/promise-concurrency</u>



More comprehensive semantics for C/C++ concurrency

- **DRF:** Data Race Freedom \Rightarrow SC
 - DRF-PromiseFree: DRF \Rightarrow semantics w/o promises
- Invariant-based logic: soundness of global invariant (e.g. a=b=X=Y=0)

• <u>http://sf.snu.ac.kr/promise-concurrency</u>



Future Work

- Supporting SC reads & writes
 (We found a flaw in C/C++11 on SC)
- Supporting **consume** reads
- Compilation to **ARMv8**
- Developing a rich **program logic** & **Verifying** fine-grained concurrent programs